( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Optimized march test flow for detecting memory faults in SRAM devices under bit line coupling.

, , , , , , и . DDECS, стр. 353-358. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sara Bosio

Andreas Bosio

Vera Bosio

Alberto Moreira

Alberto Coda

 

Другие публикации лиц с тем же именем

Effect-cause intra-cell diagnosis at transistor level., , , , , , и . ISQED, стр. 460-467. IEEE, (2013)Selective Hardening of Critical Neurons in Deep Neural Networks., , , , , и . DDECS, стр. 136-141. IEEE, (2022)Resilience-Performance Tradeoff Analysis of a Deep Neural Network Accelerator., , , , , и . DDECS, стр. 181-186. IEEE, (2023)AdequateDL: Approximating Deep Learning Accelerators., , , , , , и . DDECS, стр. 37-40. IEEE, (2021)Reliability of computing systems: From flip flops to variables., , , , и . IOLTS, стр. 196-198. IEEE, (2017)Computing reliability: On the differences between software testing and software fault injection techniques., , , , , и . Microprocess. Microsystems, (2017)Towards approximation during test of Integrated Circuits., , , , , и . DDECS, стр. 28-33. IEEE, (2017)Synthesis of Finite State Machines on Memristor Crossbars., , , , , и . DDECS, стр. 107-112. IEEE, (2018)Fast Bridging Fault Diagnosis using Logic Information., , , , , и . ATS, стр. 33-38. IEEE, (2007)A Logic Cell Design and routing Methodology Specific to VNWFET., , , , , , , и . NEWCAS, стр. 460-464. IEEE, (2022)