Author of the publication

Cache implications of aggressively pipelined high performance microprocessors.

, , , and . ISPASS, page 123-132. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SPANIDS: a scalable network intrusion detection loadbalancer., , and . Conf. Computing Frontiers, page 315-322. ACM, (2005)Profiling Interrupt Handler Performance through Kernel Instrumentation., , and . ICCD, page 156-163. IEEE Computer Society, (2003)Characterizing the Performance of Network Intrusion Detection Sensors., , , and . RAID, volume 2820 of Lecture Notes in Computer Science, page 155-172. Springer, (2003)Impulse: Building a Smarter Memory Controller., , , , , , , , , and 2 other author(s). HPCA, page 70-79. IEEE Computer Society, (1999)Revisiting Cache Block Superloading., , and . HiPEAC, volume 5409 of Lecture Notes in Computer Science, page 339-354. Springer, (2009)Evaluating the impact of the simulation environment on experimentation results.. Perform. Evaluation, 61 (4): 329-346 (2005)The design and utility of the ML-RSIM system simulator., and . J. Syst. Archit., 52 (5): 283-297 (2006)Architectural Support of User-Level Input/Output.. University of Utah, USA, (2001)Improving I/O Performance with a Conditional Store Buffer., and . MICRO, page 160-169. ACM/IEEE Computer Society, (1998)Memory System Support for Irregular Applications., , , , , , , , , and 2 other author(s). LCR, volume 1511 of Lecture Notes in Computer Science, page 17-26. Springer, (1998)