( en | de | ru )

 

Disambiguation of "Chang, Hsien-Chih"

Author of the publication

copydeleteadd this publication to your clipboard
Lower Bounds for Planar Electrical Reduction.

, and . CoRR, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hsien-Chih Liu

Hsien-An Chang

Yung-Hsien Chang

Teh-Hsien Chang

Yung-Hsien Chang

 

Other publications of authors with the same name

A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique., , and . IEEE J. Solid State Circuits, 46 (5): 1198-1213 (2011)A Cost-Effective On-Chip Power Impedance Measurement (PIM) System in 7nm FinFET for HPC Applications., , , , , and . VLSI Circuits, page 1-2. IEEE, (2021)From Curves to Words and Back Again: Geometric Computation of Minimum-Area Homotopy., , , , and . WADS, volume 14079 of Lecture Notes in Computer Science, page 605-619. Springer, (2023)A 0.2-V Three-Winding Transformer-Based DCO in 16-nm FinFET CMOS., , , , , and . IEEE Trans. Circuits Syst., 67-II (12): 2878-2882 (2020)Tightening Curves on Surfaces via Local Moves., , , , , , , and . SODA, page 121-135. SIAM, (2018)Tightening Curves on Surfaces Monotonically with Applications., and . SODA, page 747-766. SIAM, (2020)Untangling Planar Graphs and Curves by Staying Positive., , and . SODA, page 211-225. SIAM, (2022)Lower Bounds for Electrical Reduction on Surfaces., , and . SoCG, volume 129 of LIPIcs, page 25:1-25:16. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2019)A 2.5-8Gb/s transceiver with 5-tap DFE and Second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology., , , , , , , , , and 7 other author(s). CICC, page 1-4. IEEE, (2010)Robust asymptotic stability of uncertain neutral systems via LMI and GAs., , , and . SMC, page 3145-3152. IEEE, (2003)