( en | de | ru )

 

Disambiguation of "Otero, Andrés"

Author of the publication

copydeleteadd this publication to your clipboard
A scalable H.264/AVC deblocking filter architecture.

, , , , , , and . J. Real Time Image Process., 12 (1): 81-105 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lourdes Otero León

Concepción Otero Moreno

Andrés Kecskeméthy

Andrés Bejas

Andrés Kling

 

Other publications of authors with the same name

Dynamically Reconfigurable Variable-precision Sparse-Dense Matrix Acceleration in Tensorflow Lite., , and . CoRR, (2023)Exploiting Multi-Level Parallelism for Run-Time Adaptive Inverse Kinematics on Heterogeneous MPSoCs., , , , and . IEEE Access, (2020)Customized and automated routing repair toolset towards side-channel analysis resistant dual rail logic., , , and . Microprocess. Microsystems, 38 (8): 899-910 (2014)FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework., , , , , and . Sensors, 18 (6): 1877 (2018)A scalable evolvable hardware processing array., , , , and . ReConFig, page 1-7. IEEE, (2013)Multi-grain reconfigurable and scalable overlays for hardware accelerator composition., , and . J. Syst. Archit., (2021)A Multi-FPGA Scalable Framework for Deep Reinforcement Learning Through Neuroevolution., , and . ARC, volume 13569 of Lecture Notes in Computer Science, page 47-61. Springer, (2022)A Novel FPGA-based Evolvable Hardware System Based on Multiple Processing Arrays., , , , , and . IPDPS Workshops, page 182-191. IEEE, (2013)Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC-SVC Video Codecs., , , , , , and . FPL, page 369-375. IEEE Computer Society, (2011)Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing., , , , , and . IEEE Trans. Computers, 62 (8): 1481-1493 (2013)