Author of the publication

High-Speed Calculation of Convex Hull in 2D Images Using FPGA.

, , , , and . PARCO, volume 27 of Advances in Parallel Computing, page 533-542. IOS Press, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Yasunaga, Moritoshi
add a person with the name Yasunaga, Moritoshi
 

Other publications of authors with the same name

A visual-inspection system using a self-organizing map., , , , and . Artif. Life Robotics, 14 (4): 506-510 (2009)Signal-integrity improvement method and its robustness evaluation for VLSI and VLSI-packaging., , , , , and . Artif. Life Robotics, 15 (3): 325-329 (2010)Enhancement of the Variable-Length-Transmission-Line design method for multi-point optimization., , , and . IEEE Congress on Evolutionary Computation, page 142-148. IEEE, (2006)A Lattice Gas Cellular Automata Simulator on the Cell Broadband Engine., , , , and . PARCO, volume 15 of Advances in Parallel Computing, page 459-466. IOS Press, (2007)Bio-Inspired Functional Asymmetry Camera System., , , , , and . ICONIP (2), volume 4985 of Lecture Notes in Computer Science, page 637-646. Springer, (2007)Prediction of protein secondary Structure by Multi-Modal Neural Networks., , , and . SEAL, volume 2 of Advances in Natural Computation, page 682-697. World Scientific, (2002)Variable-length segmental transmission line and its design guidelines., , , , and . Artif. Life Robotics, 12 (1-2): 214-218 (2008)A parallel hybrid genetic algorithm for multiple protein sequence alignment., , , and . IEEE Congress on Evolutionary Computation, page 309-314. IEEE, (2002)Segmental transmission line: Its practical application the optimized PCB trace design using a genetic algorithm., , , and . ICES, page 23-30. IEEE, (2014)Reconfigurable parallel comparation architecture and its application to IP packet filters., and . FPT, page 363-366. IEEE, (2003)