Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor.

H. Wong, A. Bracy, E. Schuchman, T. Aamodt, J. Collins, P. Wang, G. Chinya, A. Groen, H. Jiang, and H. Wang. PACT, page 52-61. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

n n n

Gautham Sekar

n AÊ¿w n

N -L N Nguyen

n-hy n Yi

Other publications of authors with the same name

EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system.P. Wang, J. Collins, G. Chinya, H. Jiang, X. Tian, M. Girkar, N. Yang, G. Lueh, and H. Wang. PLDI, page 156-166. ACM, (2007)Post-silicon CPU adaptation made practical using machine learning.S. Tarsa, R. Chowdhury, J. Sebot, G. Chinya, J. Gaur, K. Sankaranarayanan, C. Lin, R. Chappell, R. Singhal, and H. Wang. ISCA, page 14-26. ACM, (2019)Helper Without Threads: Customized Prefetching for Delinquent Irregular Loads.K. Sankaranarayanan, C. Lin, and G. Chinya. CoRR, (2020)An Energy-Efficient Graphics Processor in 14-nm Tri-Gate CMOS Featuring Integrated Voltage Regulators for Fine-Grain DVFS, Retentive Sleep, and $V_MIN$ Optimization.P. Meinerzhagen, C. Tokunaga, A. Malavasi, V. Vaidya, A. Mendon, D. Mathaikutty, J. Kulkarni, C. Augustine, M. Cho, S. Kim and 19 other author(s). IEEE J. Solid State Circuits, 54 (1): 144-157 (2019)Design Considerations for Edge Neural Network Accelerators: An Industry Perspective.A. Raha, S. Kim, D. Mathaikutty, G. Venkataramanan, D. Mohapatra, R. Sung, C. Brick, and G. Chinya. VLSID, page 328-333. IEEE, (2021)Intel® atomTM processor core made FPGA-synthesizable.P. Wang, J. Collins, C. Weaver, B. Kuttanna, S. Salamian, G. Chinya, E. Schuchman, O. Schilling, T. Doil, S. Steibl and 1 other author(s). FPGA, page 209-218. ACM, (2009)Multiple Instruction Stream Processor.R. Hankins, G. Chinya, J. Collins, P. Wang, R. Rakvic, H. Wang, and J. Shen. ISCA, page 114-127. IEEE Computer Society, (2006)Intel nehalem processor core made FPGA synthesizable.G. Schelle, J. Collins, E. Schuchman, P. Wang, X. Zou, G. Chinya, R. Plate, T. Mattner, F. Olbrich, P. Hammarlund and 4 other author(s). FPGA, page 3-12. ACM, (2010)AstroLIT: enabling simulation-based microarchitecture comparison between Intel® and Transmeta designs.G. Ottoni, G. Chinya, G. Hoflehner, J. Collins, A. Kumar, E. Schuchman, D. Ditzel, R. Singhal, and H. Wang. Conf. Computing Frontiers, page 21. ACM, (2011)Bothnia: a dual-personality extension to the Intel integrated graphics driver.G. Chinya, J. Collins, P. Wang, H. Jiang, G. Lueh, T. Piazza, and H. Wang. ACM SIGOPS Oper. Syst. Rev., 45 (1): 11-20 (2011)

BibSonomy

Disambiguation of "Chinya, Gautham N."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor.

Please choose a person to relate this publication to

n n n

Gautham Sekar

n AÊ¿w n

N -L N Nguyen

n-hy n Yi

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chinya, Gautham N."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor.

Please choose a person to relate this publication to

n n n

Gautham Sekar

n AÊ¿w n

N -L N Nguyen

n-hy n Yi

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor.