( en | de | ru )

 

Disambiguation of "Ahn, Jin-Hong"

Author of the publication

copydeleteadd this publication to your clipboard
A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL.

, , , , , , , , , , , , and . ISSCC, page 547-556. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hong Jin

Hong Jin

Hong-Soon Ahn

Jin-Tae Ahn

Young-Jin Ahn

 

Other publications of authors with the same name

A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 282-283. IEEE, (2008)CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits., , , , and . ISCAS (5), page 545-548. IEEE, (2002)A 1.35V 4.3GB/s 1Gb LPDDR2 DRAM with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application., , , , , , , , , and 8 other author(s). ISSCC, page 132-133. IEEE, (2009)A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM., , , , , , and . IEEE J. Solid State Circuits, 37 (6): 726-734 (2002)A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL., , , , , , , , , and 3 other author(s). ISSCC, page 547-556. IEEE, (2006)A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS., , , , , , , , , and 14 other author(s). ISSCC, page 140-141. IEEE, (2009)A 500-Mb/s quadruple data rate SDRAM interface using a skew cancellation technique., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 36 (4): 648-657 (2001)A 1.5-V 3.2 Gb/s/pin Graphic DDR4 SDRAM With Dual-Clock System, Four-Phase Input Strobing, and Low-Jitter Fully Analog DLL., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 42 (11): 2369-2377 (2007)A large-current-output boosted voltage generator with non-overlapping clock control for sub-1-V memory applications., , , , and . ASP-DAC, page 288-291. IEEE Computer Society, (2004)