( en | de | ru )

 

Disambiguation of "Kobayashi, Yasuhiro"

Author of the publication

copydeleteadd this publication to your clipboard
A Knowledge-Based Layout Design System for Industrial Plants.

, , , , , and . FJCC, page 216-221. IEEE Computer Society, (1986)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasuhiro Murakawa

Yasuhiro Arahata

Yasuhiro Shirasaki

Yoshitake Kobayashi

Wakiko Kobayashi

 

Other publications of authors with the same name

Optimal Periodical Memory Allocation for Logic-in-Memory Image Processors., , and . ISVLSI, page 193-198. IEEE Computer Society, (2006)A Knowledge-Based Layout Design System for Industrial Plants., , , , , and . FJCC, page 216-221. IEEE Computer Society, (1986)Automatic Generation of a Domain Specific Inference Program for Building a Knowledge Processing System., , , , and . FGCS, page 1084-1090. IOS Press, (1992)Knowledge Representation and Utilization for Optimal Route Search., , and . IEEE Trans. Syst. Man Cybern., 16 (3): 454-462 (1986)Domain Model for Constructing a Knowledge Based System., , , , and . ICTAI, page 467-468. IEEE Computer Society, (1992)LADIES: an automatic layout system for analog LSI's., , , , and . ICCAD, page 450-453. IEEE Computer Society, (1989)A proposal of method to make active learning from class to self-study using active note taking and active textbook system., , , , , and . KES, volume 126 of Procedia Computer Science, page 957-966. Elsevier, (2018)Proposal of a Cloud Application that can Visualize the Atmosphere of a Remote Class., , , , , , , , , and 1 other author(s). KES, volume 225 of Procedia Computer Science, page 703-711. Elsevier, (2023)Optimal Periodic Memory Allocation for Image Processing With Multiple Windows., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (3): 403-416 (2009)FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (12): 3516-3522 (2005)