( en | de | ru )

 

Disambiguation of "Kim, Nam Sung"

Author of the publication

copydeleteadd this publication to your clipboard
Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.

, , , , and . HPCA, page 296-308. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nam-h Kim

Hong-Nam Kim

Nam-Kim Nguyen

Nam-Seog Kim

Jung-Nam Kim

 

Other publications of authors with the same name

Design of asynchronous 2-phase ternary encoding protocol using multiple-valued logic., , and . ISOCC, page 416-419. IEEE, (2011)Temporal codes in on-chip interconnects., , and . ISLPED, page 1-6. IEEE, (2017)Resilient High-Performance Processors with Spare RIBs., , and . IEEE Micro, 33 (4): 26-34 (2013)Decoupled Control and Data Processing for Approximate Near-Threshold Voltage Computing., , and . IEEE Micro, 35 (4): 70-78 (2015)REEL: Reducing effective execution latency of floating point operations., , , , , and . ISLPED, page 187-192. IEEE, (2013)Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation., , , , , , , and . IEEE Micro, 24 (6): 10-20 (2004)Quantitative analysis and optimization techniques for on-chip cache leakage power., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (10): 1147-1156 (2005)Bit Serializing a Microprocessor for Ultra-low-power., , , and . ISLPED, page 200-205. ACM, (2016)Memory scheduling towards high-throughput cooperative heterogeneous computing., , , and . PACT, page 331-342. ACM, (2014)Microarchitectural power modeling techniques for deep sub-micron microprocessors., , , , and . ISLPED, page 212-217. ACM, (2004)