( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Editorial.

. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 1933 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Другие публикации лиц с тем же именем

Process-Variation-Aware Adaptive Cache Architecture and Management., , , , , , и . IEEE Trans. Computers, 58 (7): 865-877 (2009)A reconfigurable platform for the design and verification of domain-specific accelerators., , , и . ASP-DAC, стр. 108-113. IEEE, (2012)A scalable architecture for multi-class visual object detection., , , , и . FPL, стр. 1-8. IEEE, (2015)A hardware accelerated multilevel visual classifier for embedded visual-assist systems., , , , и . ICCAD, стр. 96-100. IEEE, (2014)Clone Detection in Sensor Networks with Ad Hoc and Grid Topologies., , , , и . IJDSN, 5 (3): 209-223 (2009)A task-oriented vision system., , , , и . ACM Great Lakes Symposium on VLSI, стр. 181-186. ACM, (2014)A comparative study of power efficient SRAM designs., , и . ACM Great Lakes Symposium on VLSI, стр. 117-122. ACM, (2000)A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support., , , , , , , , , и 3 other автор(ы). ISLPED, стр. 34:1-34:6. ACM, (2018)Noise Aware Power Adaptive Partitioned Deep Networks for Mobile Visual Assist Platforms., , и . SoCC, стр. 186-191. IEEE, (2018)Using complete system simulation to characterize SPECjvm98 benchmarks., , , , , и . ICS, стр. 22-33. ACM, (2000)