( en | de | ru )

 

Disambiguation of "Williams, Samuel"

Author of the publication

copydeleteadd this publication to your clipboard
Roofline: an insightful visual performance model for multicore architectures

, , and . Commun. ACM, 52 (4): 65--76 (2009)
DOI: http://doi.acm.org/10.1145/1498765.1498785

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Simone Williams

Benjamin Williams

Jenny Williams

Lawrence Williams

Katja Williams

 

Other publications of authors with the same name

A Case Study of Porting HPGMG from CUDA to OpenMP Target Offload., , , and . IWOMP, volume 12295 of Lecture Notes in Computer Science, page 37-51. Springer, (2020)Immersive Technology in the Public School Classroom: When a Class Meets., , , , and . iLRN, page 1-8. IEEE, (2021)A CAD-based methodology to optimize HLS code via the Roofline model., , , , , and . ICCAD, page 116:1-116:9. IEEE, (2020)Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis., , , , , , , and . PMBS@SC, volume 8966 of Lecture Notes in Computer Science, page 129-148. Springer, (2014)Loop Chaining: A Programming Abstraction for Balancing Locality and Parallelism., , , , , , , , , and 1 other author(s). IPDPS Workshops, page 375-384. IEEE, (2013)Performance Variability on Xeon Phi., , , , and . ISC Workshops, volume 10524 of Lecture Notes in Computer Science, page 419-429. Springer, (2017)Bricks: A high-performance portability layer for computations on block-structured grids., , , , , , , and . Int. J. High Perform. Comput. Appl., 38 (6): 549-567 (2024)Exploiting reuse and vectorization in blocked stencil computations on CPUs and GPUs., , , , and . SC, page 52:1-52:44. ACM, (2019)An Approach to Pitch Based Implementation of Non-verbal Vocal Interaction (NVVI)., and . VR Workshops, page 30-35. IEEE, (2024)Collective memory transfers for multi-core chips., , , and . ICS, page 343-352. ACM, (2014)