( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Reactors: A Deterministic Model for Composable Reactive Systems.

, , , , , , и . CyPhy/WESE, том 11971 из Lecture Notes in Computer Science, стр. 59-85. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jeronimo Castrillon Mazo

Jerónimo Rodríguez

Jerónimo José Granados

Antonio Castrillón H

Elkin Castrillón Oberndorfer

 

Другие публикации лиц с тем же именем

Software Compilation Techniques for MPSoCs., , и . Handbook of Signal Processing Systems, Springer, (2013)Application-aware spinlock control using a hardware scheduler in MPSoC platforms., , , , , , и . ISSoC, стр. 1-6. IEEE, (2012)RTSim: A Cycle-Accurate Simulator for Racetrack Memories., , , , и . IEEE Comput. Archit. Lett., 18 (1): 43-46 (2019)DownShift: Tuning Shift Reduction With Reliability for Racetrack Memories., , , , и . IEEE Trans. Computers, 72 (9): 2585-2599 (сентября 2023)Domain-specific Hybrid Mapping for Energy-efficient Baseband Processing in Wireless Networks., , , , и . ACM Trans. Embed. Comput. Syst., 20 (5s): 60:1-60:26 (2021)An online guided tuning approach to run CNN pipelines on edge devices., , , и . CF, стр. 45-53. ACM, (2021)Achieving Determinism in Adaptive AUTOSAR., , , и . DATE, стр. 822-827. IEEE, (2020)Generalized Data Placement Strategies for Racetrack Memories., , , и . DATE, стр. 1502-1507. IEEE, (2020)Optimized communication architecture of MPSoCs with a hardware scheduler: A system view., , , , , , и . SoC, стр. 163-168. IEEE, (2010)Supporting Fine-grained Dataflow Parallelism in Big Data Systems., , и . PMAM@PPoPP, стр. 41-50. ACM, (2018)