Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Logic Synthesis for Generalization and Learning Addition., , , , and . DATE, page 1032-1037. IEEE, (2021)SAT-Based Data-Flow Mapping Onto Array Processor., and . VLSI-SOC, page 22-27. IEEE, (2020)Synthesis and Generalization of Parallel Algorithms Considering Communication Constraints., , , and . ISQED, page 123-128. IEEE, (2020)Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization., , , , , , , , , and 31 other author(s). DATE, page 1026-1031. IEEE, (2021)Synthesis of Algorithm Considering Communication Structure of Distributed/Parallel Computing., , and . ISQED, page 45-51. IEEE, (2019)Synthesis and Optimization of Multiple Portions of Circuits for ECO based on Set-Covering and QBF Formulations., , , , and . DATE, page 744-749. IEEE, (2020)Live Demonstration: Automatic Synthesis of Algorithms on Multi Chip/FPGA with Communication Constraints., , , , and . ISCAS, page 1. IEEE, (2019)Parallel Scheduling Attention Mechanism: Generalization and Optimization., , and . IPSJ Trans. Syst. LSI Des. Methodol., (2022)SAT-Based Mapping of Data-Flow Graphs onto Coarse-Grained Reconfigurable Arrays., , , and . VLSI-SoC (Selected Papers), volume 621 of IFIP Advances in Information and Communication Technology, page 113-131. Springer, (2020)Synthesis and Generalization of Parallel Algorithm for Matrix-vector Multiplication., , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2020)