( en | de | ru )

 

Disambiguation of "Mahapatra, Santanu"

Author of the publication

copydeleteadd this publication to your clipboard
A New Threshold Voltage Model for Omega Gate Cylindrical Nanowire Transistor.

, and . VLSI Design, page 447-452. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lakshman Mahapatra

Suddhasatta Mahapatra

Santanu Sarma

Santanu Mukherjee

Santanu Pal

 

Other publications of authors with the same name

Drive current boosting of n-type tunnel FET with strained SiGe layer at source., , and . Microelectron. J., 39 (12): 1671-1677 (2008)First Principles Based Compact Model for 2D-Channel MOSFETs., and . ISDCS, page 1-6. IEEE, (2020)Massive Monte Carlo simulations-guided interpretable learning of two-dimensional Curie temperature., , and . Patterns, 3 (12): 100625 (2022)Analysis of the Energy Quantization Effects on Single Electron Inverter Performance through Noise Margin Modeling., and . VLSI Design, page 493-498. IEEE Computer Society, (2009)A SET quantizer circuit aiming at digital communication system., , , and . ISCAS (5), page 860-863. IEEE, (2002)Few electron devices: towards hybrid CMOS-SET integrated circuits., , , , and . DAC, page 88-93. ACM, (2002)Impact of energy quantisation in single electron transistor island on hybrid complementary metal oxide semiconductor- single electron transistor integrated circuits., and . IET Circuits Devices Syst., 4 (5): 449-457 (2010)Concept of "Crossover Point" and its Application on Threshold Voltage Definition for Undoped-Body Transistors., and . VLSI Design, page 241-246. IEEE Computer Society, (2009)A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits., , , and . ICCAD, page 497-503. IEEE Computer Society / ACM, (2003)Compact noise modelling for common double-gate metal-oxide-semiconductor field-effect transistor adapted to gate-oxide-thickness asymmetry., and . IET Circuits Devices Syst., 10 (1): 62-67 (2016)