( en | de | ru )

 

Disambiguation of "Lanneer, Dirk"

Author of the publication

copydeleteadd this publication to your clipboard
Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures.

, , , , , , , , , and . VLSI Signal Processing, 9 (1-2): 49-65 (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel Dirkmann

In-vitro-Untersuchungen zum Effekt von Hypothermie und Azidose auf Variablen thrombelastometrischer Messungen der Blutgerinnung. Uni Duisburg-Essen, (2009)

Wolfgang Dirksen

Heinrich Dirksen

Reiner Dirks

Waltraud Dirks

 

Other publications of authors with the same name

Processor modeling and code selection for retargetable compilation., , , and . ACM Trans. Design Autom. Electr. Syst., 6 (3): 277-307 (2001)Data routing: a paradigm for efficient data-path synthesis and code generation., , , and . HLSS, page 17-22. ACM, (1994)Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures., , , , , , , , , and . VLSI Signal Processing, 9 (1-2): 49-65 (1995)Instruction set definition and instruction selection for ASIPs., , , and . HLSS, page 11-16. ACM, (1994)Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite., , , and . SoC, page 1-4. IEEE, (2006)Chess: retargetable code generation for embedded DSP processors., , , , , , and . Code Generation for Embedded Processors, page 85-102. Kluwer, (1994)A Graph Based Processor Model for Retargetable Code Generation., , , , and . ED&TC, page 102-107. IEEE Computer Society, (1996)Models for bit-true simulation and high-level synthesis of DSP applications., , , , and . Great Lakes Symposium on VLSI, page 52-59. IEEE, (1992)Open-ended system for high-level synthesis of flexible signal processors., , , , , and . EURO-DAC, page 272-276. IEEE Computer Society, (1990)Efficient microcoded processor design for fixed rate DFT and FFT., , and . VLSI Signal Processing, 1 (4): 287-306 (1990)