Author of the publication

HARDSEA: Hybrid Analog-ReRAM Clustering and Digital-SRAM In-Memory Computing Accelerator for Dynamic Sparse Self-Attention in Transformer.

, , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (2): 269-282 (February 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1T2R1C ReRAM CIM Accelerator With Energy-Efficient Voltage Division and Capacitive Coupling for CNN Acceleration in AI Edge Applications., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (1): 276-280 (2023)A 28 nm 512 Kb adjacent 2T2R RRAM PUF with interleaved cell mirroring and self-adaptive splitting for high density and low BER cryptographic key in IoT devices., , , , , and . Microelectron. J., (2022)Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (7): 643-647 (2016)Nonvolatile Crossbar 2D2R TCAM with Cell Size of 16.3 F2 and K-means Clustering for Power Reduction., , , , , , , , , and 2 other author(s). A-SSCC, page 135-138. IEEE, (2018)An Energy Efficient Computing-in-Memory Accelerator With 1T2R Cell and Fully Analog Processing for Edge AI Applications., , , , , , , , , and 3 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2932-2936 (2021)High-Density 3-D Stackable Crossbar 2D2R nvTCAM With Low-Power Intelligent Search for Fast Packet Forwarding in 5G Applications., , , , , , , , and . IEEE J. Solid State Circuits, 56 (3): 988-1000 (2021)A 2D2R ReRAM CIM accelerator for multilayer perceptron in visual classification applications., , , , , , , , , and . Microelectron. J., (2022)A 28 nm 81 Kb 59-95.3 TOPS/W 4T2R ReRAM Computing-in-Memory Accelerator With Voltage-to-Time-to-Digital Based Output., , , , , , , , , and 2 other author(s). IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (4): 846-857 (2022)Multicore Spiking Neuromorphic Chip in 180-nm With ReRAM Synapses and Digital Neurons., , , , , , , , , and 2 other author(s). IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (4): 975-985 (December 2023)Toward Practical Temporal Diversity Coherent Combining Based Variable Data-Rate Free Space Optical Communication Systems., , , , , , and . IEEE Access, (2022)