( en | de | ru )

 

Disambiguation of "Pasqual, Ajith"

Author of the publication

copydeleteadd this publication to your clipboard
Selection/Substitution of Visual Features for Object Tracking.

, , and . MVA, page 443-446. (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ajith Parameswaran

Pasqual Roselt

Jisesh Ajitha Sethunadh

Pasqual Bernhard

Pasqual Maier

 

Other publications of authors with the same name

Impact of ICT on learning and teaching., and . ISTAS, page 1-10. IEEE, (2008)Scalable High Performance SDN Switch Architecture on FPGA for Core Networks., , , , and . CoRR, (2019)Hybrid Software Defined Networking Controller., , , , and . DCNET, page 77-84. SciTePress, (2017)FPAA and FPGA based universal sensor node design., , , , and . ICST, page 1-6. IEEE, (2017)A Four-Step Method to Synthesize a DC-DC Converter for Multi-Inductor Realizable Arbitrary Voltage Conversion Ratio., , and . IEEE Trans. Ind. Electron., 69 (6): 5594-5603 (2022)Reconfigurable co-processor architecture with limited numerical precision to accelerate deep convolutional neural networks., , , and . CoRR, (2021)4K Real-Time HEVC Decoder on an FPGA., , , , and . IEEE Trans. Circuits Syst. Video Techn., 26 (1): 236-249 (2016)High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension., , , , , , , , , and 1 other author(s). ASAP, page 164-169. IEEE Computer Society, (2017)FPGA IP for Real-time 4K HDR Image Decoding in VR Devices., , , , , and . LASCAS, page 101-104. IEEE, (2019)Runtime rule-reconfigurable high throughput NIPS on FPGA., , , , and . FPT, page 251-254. IEEE, (2017)