( en | de | ru )

 

Disambiguation of "Hermida, Román"

Author of the publication

copydeleteadd this publication to your clipboard
Adaptive FPGA Placement by Natural Optimization.

, , and . IEEE International Workshop on Rapid System Prototyping, page 188-193. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

María Román Navarro

Graciela Román-Alonso

Wilfrido Román Aldama

Román Setton

Olga Romanow

 

Other publications of authors with the same name

High-level synthesis of multiple-precision circuitsindependent of data-objects length., , and . DAC, page 612-615. ACM, (2002)Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip Interconnections Designs., , , , , and . PARCO, volume 33 of John von Neumann Institute for Computing Series, page 769-776. Central Institute for Applied Mathematics, Jülich, Germany, (2005)A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths., , , , and . Integr., 46 (2): 119-130 (2013)A unified approach for scheduling and allocation., , , and . Integr., 23 (1): 1-35 (1997)Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures., , , , , and . DATE, page 10036-10043. IEEE Computer Society, (2003)High-Level Allocation to Minimize Internal Hardware Wastage., , and . DATE, page 10264-10269. IEEE Computer Society, (2003)A Complete Network-On-Chip Emulation Framework., , , , , and . DATE, page 246-251. IEEE Computer Society, (2005)Applying speculation techniques to implement functional units., , , , , and . ICCD, page 74-80. IEEE Computer Society, (2008)Exploring the energy efficiency of Multispeculative Adders., , and . ICCD, page 309-315. IEEE Computer Society, (2013)Behavioural Scheduling to Balance the Bit-Level Computational Effort., , , and . ISVLSI, page 99-104. IEEE Computer Society, (2004)