( en | de | ru )

 

Disambiguation of "Chiang, M."

Author of the publication

copydeleteadd this publication to your clipboard
Towards an Understanding of Model-Driven Process Configuration and its Support at Large

, , , and . Americas Conference on Information Systems (AMCIS 2005), page 2084--2092. Omaha, Nebraska, Association for Information Systems, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chiang Liang

Joanna Chiang

Chiang Mai

Hsin-yi Chiang

Ming-Chiang Chung

 

Other publications of authors with the same name

Towards an Understanding of Model-Driven Process Configuration and its Support at Large, , , and . Americas Conference on Information Systems (AMCIS 2005), page 2084--2092. Omaha, Nebraska, Association for Information Systems, (2005)Effect of plasma chemistry on the simulation of helium atmospheric-pressure plasmas., , , , , and . Comput. Phys. Commun., 182 (1): 167-169 (2011)One-dimensional simulation of nitrogen dielectric barrier discharge driven by a quasi-pulsed power source and its comparison with experiments., , , , and . Comput. Phys. Commun., 182 (1): 164-166 (2011)A CCD chip for parallel pulse-Doppler radar processing., and . ICASSP, page 418-421. IEEE, (1984)Identification of cathode materials for lithium batteries guided by first-principles calculations, , , , , and . Nature, 392 (6677): 694--696 (April 1998)Security considerations in ITRI cloud OS., , , , , and . ICCST, page 107-112. IEEE, (2015)The general transcription machinery and general cofactors, and . Crit Rev Biochem Mol Biol, 41 (3): 105-178 (May 2006)Characterizing and Reducing the Layout Dependent Effect and Gate Resistance to Enable Multiple-Vt Scaling for a 3nm CMOS Technology., , , , , , , , , and 6 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)28nm metal-gate high-K CMOS SoC technology for high-performance mobile applications., , , , , , , , , and 23 other author(s). CICC, page 1-5. IEEE, (2011)CCD Neural Network Processors for Pattern Recognition., , and . NIPS, page 741-747. Morgan Kaufmann, (1991)