Author of the publication

A High-speed Low-power Sense Amplifier for the RRAM Array with Multi-level Reading Function using 130-nm Technology.

, , , , and . ICECS, page 1-4. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Autonomous Driving in the Curriculum of Computer Architecture., , , and . EWME, page 11-16. IEEE, (2018)Comprehensive curriculum for reconfigurable heterogeneous computer architecture education., , and . IET Circuits Devices Syst., 11 (4): 292-298 (2017)An RRAM-based building block for reprogrammable non-uniform sampling ADCs., , , and . it Inf. Technol., 65 (1-2): 39-51 (May 2023)A High-speed Low-power Sense Amplifier for the RRAM Array with Multi-level Reading Function using 130-nm Technology., , , , and . ICECS, page 1-4. IEEE, (2023)Linear Computation Coding for Convolutional Neural Networks., , and . SSP, page 562-565. IEEE, (2023)The HERA Methodology: Reconfigurable Logic in General-Purpose Computing., and . IEEE Access, (2021)Application-Specific Tailoring of Multi-Core SoCs for Real-Time Systems with Diverse Predictability Demands., , , and . J. Signal Process. Syst., 91 (7): 773-786 (2019)Increasing the Robustness of TERO-TRNGs Against Process Variation., , and . ACM Trans. Reconfigurable Technol. Syst., 16 (3): 48:1-48:29 (September 2023)A new generic HLS approach for heterogeneous computing: on the feasibility of high-level synthesis in HSA-compatible systems., , and . SAMOS, page 18-27. ACM, (2018)Programmable HSA Accelerators for Zynq UltraScale+ MPSoC Systems., , , , , and . Euro-Par Workshops, volume 11339 of Lecture Notes in Computer Science, page 733-744. Springer, (2018)