( en | de | ru )

 

Disambiguation of "Drechsler, Rolf"

Author of the publication

copydeleteadd this publication to your clipboard
Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques.

, , and . DDECS, page 105-110. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rolf Drechsler

Rolf Drechsler

Gertraud Drechsler

Gudrun Drechsler

Helmut Drechsler

 

Other publications of authors with the same name

FELOPi: A Framework for Simulation and Evaluation of Post-Layout File Against Optical Probing., , , and . DATE, page 1-2. IEEE, (2023)Vertical IP Protection of the Next-Generation Devices: Quo Vadis?, , , , , , , , , and . DATE, page 1905-1914. IEEE, (2021)Verifying Dividers Using Symbolic Computer Algebra and Don't Care Optimization., , , , and . DATE, page 1110-1115. IEEE, (2021)A Fast Optimal Robust Path Delay Fault Testable Adder., , , and . ED&TC, page 491-499. IEEE Computer Society, (1996)SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library., , , and . DSD, page 769-776. IEEE, (2022)Automated Polynomial Formal Verification: Human-Readable Proof Generation., and . iSES, page 1-3. IEEE, (2023)Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization., , , , and . FMCAD, page 1-10. IEEE, (2022)Coverage-Guided Fuzzing for Plan-Based Robotics., , and . ICAART (2), page 106-114. SCITEPRESS, (2023)A Codeword-based Compactor for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Networks., , and . DFT, page 1-6. IEEE, (2021)Formale Verifikation des Befehlssatzes eines SystemC Mikroprozessors., , and . GI Jahrestagung (1), volume P-67 of LNI, page 308-312. GI, (2005)