Author of the publication

Real-Time 3D Depth Generation for Stereoscopic Video Applications with Thread-Level Superscalar-Pipeline Parallelization.

, , , and . J. Signal Process. Syst., 72 (1): 17-33 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High efficiency data access system architecture for deblocking filter supporting multiple video coding standards., , , , and . IEEE Trans. Consumer Electronics, 58 (2): 670-678 (2012)Joint algorithm/code-level optimization of H.264 video decoder for mobile multimedia applications., , , , and . ICASSP, page 2189-2192. IEEE, (2008)A Memory-Based Hardware Accelerator for Real-Time MPEG-4 Audio Coding and Reverberation., , and . ISCAS, page 1569-1572. IEEE, (2007)Optimization of AVS-M Video Decoder for Real-time Implementation on Embedded RISC Processors., , and . IIH-MSP, page 98-101. IEEE Computer Society, (2009)A low complexity multi-view video encoder exploiting B-frame characteristics., , , , and . APSIPA, page 1-4. IEEE, (2013)A Verification-Aware Design Methodology for Thread Pipelining Parallelization., , , and . IEICE Trans. Inf. Syst., 95-D (10): 2505-2513 (2012)Real-Time 3D Depth Generation for Stereoscopic Video Applications with Thread-Level Superscalar-Pipeline Parallelization., , , and . J. Signal Process. Syst., 72 (1): 17-33 (2013)Optimization of VC-1/H.264/AVS Video Decoders on Embedded Processors., , , and . ITNG, page 1313-1318. IEEE Computer Society, (2009)A real-time parallel scalable video encoder for multimedia streaming systems., , , , and . VLSI-DAT, page 1-4. IEEE, (2013)A System Architecture Exploration on the Configurable HW/SW Co-design for H.264 Video Decoder., , , , and . ISCAS, page 2237-2240. IEEE, (2009)