( en | de | ru )

 

Disambiguation of "Kim, Chulwoo"

Author of the publication

copydeleteadd this publication to your clipboard
Robust transceiver based on worst-case SINR optimization for MIMO interfering broadcast channels with imperfect channel knowledge.

, , , , and . ICSPCS, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Kim Gerber

Bongcheol Kim

Ryong Kim

Youngsang Kim

 

Other publications of authors with the same name

A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , and . VLSI Circuits, page 1-2. IEEE, (2016)Effect of Providing a Web-Based Collaboration Medium for Remote Customer Troubleshooting Tasks., , , and . HCI (9), volume 4558 of Lecture Notes in Computer Science, page 47-53. Springer, (2007)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , and . ASP-DAC, page 89-90. IEEE, (2013)Low Power Cache with Successive Tag Comparison Algorithm., , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 599-606. Springer, (2003)A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (10): 1461-1469 (2009)Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces., and . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 701-711 (2014)An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (10): 2156-2163 (2014)A 90.2% Peak Efficiency Multi-Input Single-Inductor Multi-Output Energy Harvesting Interface With Double-Conversion Rejection Technique and Buck-Based Dual-Conversion Mode., , , , , and . IEEE J. Solid State Circuits, 56 (3): 961-971 (2021)A 25 Gb/s Wireline Receiver With Feedforward and Feedback Equalizers at Analog Front-End., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 404-408 (2022)A 16-Gb/s NRZ Receiver With 0.0019-pJ/bit/dB 1-Tap Charge-Redistribution DFE., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 904-908 (March 2023)