( en | de | ru )

 

Disambiguation of "Nicolau, Alexandru"

Author of the publication

copydeleteadd this publication to your clipboard
Enhanced Loop Coalescing: A Compiler Technique for Transforming Non-uniform Iteration Spaces.

, , and . ISHPC, volume 4759 of Lecture Notes in Computer Science, page 17-32. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nicolau Gonçalves

Claude Nicolau

Stéphane Nicolau

Alexandru Soceanu

Alexandru Lupa

 

Other publications of authors with the same name

Uniform Parallelism Exploitation in Ordinary Programs.. ICPP, page 614-618. IEEE Computer Society Press, (1985)Applying an Abstract Data Structure Description Approach to Parallelizing Scientific Pointer Programs., , and . ICPP (2), page 100-104. CRC Press, (1992)An Approach to Combine Predicated/Speculative Execution for Programs with Unpredictable Branches., , and . IFIP PACT, volume A-50 of IFIP Transactions, page 147-156. North-Holland, (1994)Memory aware compilation through accurate timing extraction., , and . DAC, page 316-321. ACM, (2000)New directions in compiler technology for embedded systems (embedded tutorial)., , , and . ASP-DAC, page 409-414. ACM, (2001)Performance Characterization of Itanium® 2-Based Montecito Processor., , , , , , and . SPEC Benchmark Workshop, volume 5419 of Lecture Notes in Computer Science, page 36-56. Springer, (2009)Author retrospective for a global resource-constrained parallelization technique., and . ICS 25th Anniversary, page 7-8. ACM, (2014)Cache-aware partitioning of multi-dimensional iteration spaces., , , , and . SYSTOR, page 15. ACM, (2009)Comparative architectural characterization of SPEC CPU2000 and CPU2006 benchmarks on the intel® CoreTM 2 Duo processor., , , , , , and . ICSAMOS, page 132-141. IEEE, (2008)Adapting cache line size to application behavior., , , , and . International Conference on Supercomputing, page 145-154. ACM, (1999)