( en | de | ru )

 

Disambiguation of "Ortiz, Alberto García"

Author of the publication

copydeleteadd this publication to your clipboard
Nonlinear System Identification: Prediction Error Method vs Neural Network.

, , , and . MOCAST, page 1-4. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alberto García Ortiz

Michael Garcia Ortiz

Alberto Garcia Gonzales

Luisa García García

Oscar Alberto Gonzalez Garcia

 

Other publications of authors with the same name

Automated Toolchain for Enhanced Productivity in Reconfigurable Multi-accelerator Systems., , , , and . ARC, volume 12083 of Lecture Notes in Computer Science, page 45-60. Springer, (2020)Accelerator Framework of Spike-By-Spike Neural Networks for Inference and Incremental Learning in Embedded Systems., , , and . MOCAST, page 1-5. IEEE, (2020)Heterogeneous 3D Integration for a RISC-V System With STT-MRAM., , , , , , , , and . IEEE Comput. Archit. Lett., 19 (1): 51-54 (2020)Moment-Based Estimation of Switching Activity for Correlated Distributions., , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 859-868. Springer, (2004)On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects., , , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 819-828. Springer, (2004)PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels., , , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 219-228. Springer, (2008)Bridging the Frequency Gap in Heterogeneous 3D SoCs through Technology-Specific NoC Router Architectures., , , , , , , and . ASP-DAC, page 197-203. ACM, (2021)Accelerating Non-Negative Matrix Factorization on Embedded FPGA with Hybrid Logarithmic Dot-Product Approximation., , , and . MCSoC, page 239-246. IEEE, (2022)An FPGA-based thermal emulation framework for multicore systems., and . PATMOS, page 1-6. IEEE, (2017)Run-time schedulability check of real-time tasks for energy efficiency., and . PATMOS, page 114-119. IEEE, (2016)