( en | de | ru )

 

Disambiguation of "Sharma, Arvind Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Pre-layout estimation of performance and design of basic analog circuits in stress enabled technologies.

, , , , and . VDAT, page 1-6. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arvind Kumar

Vikash Kumar Sharma

Shiva-Kumar Sharma

Rajesh Kumar Sharma

Arvind Batra

 

Other publications of authors with the same name

An energy-efficient variation aware self-correcting latch., , , and . Microelectron. J., (2019)Pre-layout estimation of performance and design of basic analog circuits in stress enabled technologies., , , , and . VDAT, page 1-6. IEEE Computer Society, (2015)An empirical delta delay model for highly scaled CMOS inverter considering Well Proximity Effect., , , and . VDAT, page 1-2. IEEE, (2014)An efficient methodology to characterize the TSPC flip flop setup time for static timing analysis., , and . SMACD, page 1-4. IEEE, (2016)Characteristics and Outcomes of Hospitalized Young Adults with Mild to Moderate Covid-19 at a University Hospital in India, , , , , , , , and . (June 2020)Addressing image and Poisson noise deconvolution problem using deep learning approaches., , , , and . Comput. Intell., 39 (4): 577-591 (August 2023)Saksham: Customizable x86 Based Multi-Core Microprocessor Simulator., , and . CICSyN, page 220-225. IEEE Computer Society, (2009)Timing model for two stage buffer and its application in ECSM characterization., , , , and . VDAT, page 1-6. IEEE Computer Society, (2015)From Specification to Silicon: Towards Analog/Mixed-Signal Design Automation using Surrogate NN Models with Transfer Learning., , , , , , , , , and 5 other author(s). ICCAD, page 1-9. IEEE, (2021)Efficient static D-latch standard cell characterization using a novel setup time model., , , and . ISQED, page 371-378. IEEE, (2015)