( en | de | ru )

 

Disambiguation of "Lin, Fujiang"

Author of the publication

copydeleteadd this publication to your clipboard
A GaAs upconverter MMIC with an automatic gain control amplifier for 1.9 GHz PHS.

, , , , , , and . IEEE J. Solid State Circuits, 33 (9): 1297-1305 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

 

Other publications of authors with the same name

A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional- $N$ Frequency Synthesis., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (6): 1378-1389 (2019)A 60-GHz OOK Receiver With an On-Chip Antenna in 90 nm CMOS., , , , , , and . IEEE J. Solid State Circuits, 45 (9): 1720-1731 (2010)A Low Phase Noise, High Phase Accuracy Quadrature LC-VCO With Dual-Tail Current Biasing to Insert Reconfigurable Phase Delay., , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (3): 450-454 (2020)A Bandwidth and Frequency Calibration Method for OOK UWB-IR Transmitter with High Energy Efficiency., , and . J. Circuits Syst. Comput., 29 (9): 2050137:1-2050137:15 (2020)An Architecture Design of Auto Channel Switching Unit for Hybrid Visible Light Communication System., , , and . J. Commun., 16 (11): 522-527 (2021)Frequency-domain channel equalisation for LTE-based uplink narrowband Internet of Things systems., , , and . IET Commun., 13 (3): 281-288 (2019)Analysis of phased array antenna system via spherical harmonics decomposition., , , , , and . IET Commun., 13 (18): 3097-3104 (2019)A Wideband LNA with Gm-Boosted and Noise Cancel Technique., , and . ICTA, page 17-18. IEEE, (2020)A 7-bit 1-GS/s Flash-SAR ADC with Time Interpolator in 45-nm SOI CMOS., , , and . ICTA, page 193-194. IEEE, (2021)An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and -252 dB FoM., , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)