From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Yun: An Open-Source, 64-Bit RISC-V-Based Vector Processor With Multi-Precision Integer and Floating-Point Support in 65-nm CMOS., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (10): 3732-3736 (октября 2023)LRSCwait: Enabling Scalable and Efficient Synchronization in Manycore Systems through Polling-Free and Retry-Free Operation., , , , и . CoRR, (2024)CV32RT: Enabling Fast Interrupt and Context Switching for RISC-V Microcontrollers., , и . CoRR, (2023)PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors., , , , и . CoRR, (2023)AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs., , , , , , и . CoRR, (2023)A High-Performance, Energy-Efficient Modular DMA Engine Architecture., , , , , , , и . IEEE Trans. Computers, 73 (1): 263-277 (января 2024)ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation., , , , , , , и . CoRR, (2023)ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration., , , , , , , и . SAMOS, том 13511 из Lecture Notes in Computer Science, стр. 120-135. Springer, (2022)ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation., , , , , , , и . Int. J. Parallel Program., 52 (1): 93-123 (апреля 2024)A High-performance, Energy-efficient Modular DMA Engine Architecture., , , , , , , и . CoRR, (2023)