Author of the publication

A linear time algorithm for optimal CMOS functional cell layouts.

, and . ICCD, page 449-453. IEEE Computer Society, (1990)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Approach to Online FPGA Placement., , , , and . CISS, page 145-150. IEEE, (2006)A Graph Theoretical Approach for the Yield Enhancement of Reconfigurable VLSI/WSI Arrays., , and . Discret. Appl. Math., 90 (1-3): 195-221 (1999)Logic Foundry: Rapid Prototyping for FPGA-Based DSP Systems., , and . EURASIP J. Adv. Signal Process., 2003 (6): 565-579 (2003)Exact algorithms for multilayer topological via minimization., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (11): 1165-1173 (1989)A New Model for Over-The-Cell Channel Routing with Three Layers., , , and . ICCAD, page 432-435. IEEE Computer Society, (1991)Logic foundry: rapid prototyping of FPGA-based DSP systems., , and . ASP-DAC, page 374-381. ACM, (2003)Adaptive cut line selection in min-cut placement for large scale sea-of-gates arrays., , , and . ICCAD, page 428-431. IEEE Computer Society / ACM, (1994)Via Minimization for Gridless Layouts., , and . DAC, page 159-165. IEEE Computer Society Press / ACM, (1987)Graph Bipartization and via Minimization., , and . SIAM J. Discret. Math., 2 (1): 38-47 (1989)Traffic Assistance Service System for ESS., , , and . IEEE Trans. Commun., 28 (1): 117-122 (1980)