Author of the publication

Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure.

, , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3182-3187 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mapping Arbitrary Non-Uniform Task Graphs onto Arbitrary Non-Uniform System Graphs., , and . ICPP (2), page 191-195. CRC Press, (1995)Limitations of a relaxation oscillator in capacitance measurements., , , and . IEEE Trans. Instrumentation and Measurement, 49 (5): 980-983 (2000)Dynamic global buffer planning optimization based on detail block locating and congestion analysis., , , , , , and . DAC, page 806-811. ACM, (2003)Network simplex method based Multiple Voltage Scheduling in Power-efficient High-level synthesis., , and . ASP-DAC, page 237-242. IEEE, (2013)Prediction of the Probability and Risk Factors of Early Abdominal Aortic Aneurysm Using the Gradient Boosted Decision Trees Model., and . Appl. Artif. Intell., (2022)A Smart Environment-Adapting Timed-Up-and-Go System Powered by Sensor-Embedded Insoles., , , , and . IEEE Internet Things J., 6 (2): 1298-1305 (2019)Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3182-3187 (2022)Floorplanning driven Network-on-Chip synthesis for 3-D SoCs., , , , and . ISCAS, page 1203-1206. IEEE, (2011)Mobility overlap-removal based leakage power aware scheduling in high-level synthesis., , , and . ISCAS, page 1745-1748. IEEE, (2013)Arbitrary convex and concave rectilinear block packing based on corner block list., , , , , , and . ISCAS (5), page 493-496. IEEE, (2003)