Author of the publication

The Spike Gating Flow: A Hierarchical Structure Based Spiking Neural Network for Online Gesture Recognition.

, , , , , , , , , and . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

AutoMap: Automatic Mapping of Neural Networks to Deep Learning Accelerators for Edge Devices., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 2994-3006 (September 2023)Thermomechanical Stress-Aware Management for 3-D IC Designs., , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (9): 2678-2682 (2017)Overview of 3-D Architecture Design Opportunities and Techniques., , and . IEEE Des. Test, 34 (4): 60-68 (2017)Compact models and model standard for 2.5D and 3D integration., and . SLIP, page 7:1-7:7. IEEE Computer Society, (2014)3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs., , , and . DATE, page 1185-1190. IEEE, (2012)System-level design space exploration for three-dimensional (3D) SoCs., , , and . CODES+ISSS, page 385-388. ACM, (2011)SAIL: A Deep-Learning-Based System for Automatic Gait Assessment From TUG Videos., , , , , , and . IEEE Trans. Hum. Mach. Syst., 52 (1): 110-122 (2022)3DLAT: TSV-based 3D ICs crosstalk minimization utilizing Less Adjacent Transition code., , , and . ASP-DAC, page 762-767. IEEE, (2014)A Communication-Aware DNN Accelerator on ImageNet Using In-Memory Entry-Counting Based Algorithm-Circuit-Architecture Co-Design in 65-nm CMOS., , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (3): 283-294 (2020)Designing vertical bandwidth reconfigurable 3D NoCs for many core systems., , , , and . 3DIC, page 1-7. IEEE, (2014)