( en | de | ru )

 

Disambiguation of "Klumperink, Eric A. M."

Author of the publication

copydeleteadd this publication to your clipboard
Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators.

, , , , , and . IEEE J. Solid State Circuits, 34 (7): 1022-1025 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eric A Trumm

A M Otto

Eric W M Roosenboom

Elfadil M A Bashir

Dominique M -A Meyer

 

Other publications of authors with the same name

A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving ≫11dBm IIP3 and ≪6.5 dB NF., , , , and . ISSCC, page 222-223. IEEE, (2009)A 1.5-to-5.0GHz input-matched +2dBm P1dB all-passive switched-capacitor beamforming receiver front-end in 65nm CMOS., , , and . ISSCC, page 174-176. IEEE, (2012)F1: Advanced RF transceiver design techniques., , , , , and . ISSCC, page 500-501. IEEE, (2013)Exploring the Use of Two Antennas for Crosscorrelation Spectrum Sensing., , , , , and . VTC Fall, page 1-5. IEEE, (2011)Improving harmonic rejection for spectrum sensing using crosscorrelation., , , , , and . ESSCIRC, page 361-364. IEEE, (2012)A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18-μm CMOS., , , , and . IEEE J. Solid State Circuits, 39 (11): 1862-1872 (2004)Simplified Unified Analysis of Switched-RC Passive Mixers, Samplers, and N-Path Filters Using the Adjoint Network., and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (10): 2714-2725 (2017)Theoretical Analysis of Highly Linear Tunable Filters Using Switched-Resistor Techniques., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (11): 3641-3654 (2008)An In-Band Full-Duplex Radio Receiver With a Passive Vector Modulator Downmixer for Self-Interference Cancellation., , and . IEEE J. Solid State Circuits, 50 (12): 3003-3014 (2015)A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N2., , , and . IEEE J. Solid State Circuits, 44 (12): 3253-3263 (2009)