( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-Level Abstractions and Modular Debugging for FPGA Design Validation.

, , и . ACM Trans. Reconfigurable Technol. Syst., 7 (1): 2:1-2:22 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Axel Patterson

Wilhelm Patterson

Wilhelm Patterson

Clare Patterson

Wilhelm Patterson

 

Другие публикации лиц с тем же именем

Using high-level synthesis and formal analysis to predict and preempt attacks on industrial control systems., , , и . FPGA, стр. 209-212. ACM, (2014)Formal Modeling of Process Migration., , и . FPL, стр. 104-110. IEEE, (2007)Hardware/Software Process Migration and RTL Simulation., и . FPL, стр. 585-588. IEEE, (2007)High-Level Abstractions and Modular Debugging for FPGA Design Validation., , и . ACM Trans. Reconfigurable Technol. Syst., 7 (1): 2:1-2:22 (2014)A hands-on modular laboratory environment to foster learning in control system security., , и . FIE, стр. 1-9. IEEE Computer Society, (2016)PATIS: Using partial configuration to improve static FPGA design productivity., , , , , и . IPDPS Workshops, стр. 1-8. IEEE, (2010)Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement., , и . FPL, стр. 207-212. IEEE Computer Society, (2011)A Methodology for Generating Application-Specific Heterogeneous Processor Arrays., , и . HICSS, IEEE Computer Society, (2006)A Holistic Approach Towards a Unified CpE Laboratory Platform., и . MSE, стр. 73-74. IEEE Computer Society, (2007)Detecting and thwarting hardware trojan attacks in cyber-physical systems., , и . CNS, стр. 421-425. IEEE, (2016)