( en | de | ru )

 

Disambiguation of "Sapatnekar, Sachin S."

Author of the publication

copydeleteadd this publication to your clipboard
Hierarchical analysis of power distribution networks.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (2): 159-168 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sachin Arora

Sachin Deshmukh

Sachin Kinge

Sachin Kumar

Sachin Chhatwani

 

Other publications of authors with the same name

MINFLOTRANSIT: min-cost flow based transistor sizing tool., , and . DAC, page 649-664. ACM, (2000)Statistical Timing Analysis.. Encyclopedia of Algorithms, (2016)Designing optimized pipelined global interconnects: algorithms and methodology impact., and . ISCAS (1), page 608-611. IEEE, (2005)Fast poisson solvers for thermal analysis., , and . ACM Trans. Design Autom. Electr. Syst., 17 (3): 32:1-32:23 (2012)Techniques for scalable and effective routability evaluation., , , , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 19 (2): 17:1-17:37 (2014)Optimal design of JPEG hardware under the approximate computing paradigm., , , and . DAC, page 106:1-106:6. ACM, (2016)Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture., , and . DAC, page 31:1-31:6. ACM, (2016)An efficient technology mapping algorithm targeting routing congestion under delay constraints., , , and . ISPD, page 137-144. ACM, (2005)A fast algorithm for power grid design., and . ISPD, page 70-77. ACM, (2005)Placement and Routing in 3D Integrated Circuits., , , , , , and . IEEE Des. Test Comput., 22 (6): 520-531 (2005)