Author of the publication

A $2.53 W/channel$ Event-Driven Neural Spike Sorting Processor with Sparsity-Aware Computing-In-Memory Macros.

, , , , , , , , and . ISCAS, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8-Channel Analog Front-End with a PVT-lnsensitive Switched-Capacitor and Analog Combo DC Servo Loop Achieving 300mV Tolerance and 0.64s Recovery Time to Electrode-DC Offset for Physiological Signal Recording., , , , and . CICC, page 1-2. IEEE, (2021)A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation., , , , , and . IEEE J. Solid State Circuits, 55 (5): 1386-1400 (2020)A 0.6V 1.07 μW/Channel neural interface IC using level-shifted feedback., , , and . Integr., (2020)Microscopic Characterization of Failure Mechanisms in Long-Term Implanted Microwire Neural Electrodes., , , , , , , , , and 3 other author(s). IRPS, page 1-5. IEEE, (2023)A 28-nW Noise-Robust Voice Activity Detector with Background Aware Feature Extraction., , , , and . A-SSCC, page 1-3. IEEE, (2023)A 340nW/Channel Neural Recording Analog Front-End using Replica-Biasing LNAs to Tolerate 200mVpp Interfere from 350mV Power Supply., , and . ISCAS, page 1-4. IEEE, (2019)A 340 nW/Channel 110 dB PSRR Neural Recording Analog Front-End Using Replica-Biasing LNA, Level-Shifter Assisted PGA, and Averaged LFP Servo Loop in 65 nm CMOS., , and . IEEE Trans. Biomed. Circuits Syst., 14 (4): 811-824 (2020)A 13.56MHz Wireless Power and Data Transfer Receiver Achieving 75.4% Effective-Power-Conversion Efficiency with 0.1% ASK Modulation Depth and 9.2mW Output Power., , , , , and . ISSCC, page 142-144. IEEE, (2018)A low-voltage low-power multi-channel neural interface IC using level-shifted feedback technology., , , and . ASP-DAC, page 13-14. ACM, (2019)A Spike-Sorting-Assisted Compressed Sensing Processor for High-Density Neural Interfaces., , , , , and . ASICON, page 1-4. IEEE, (2023)