( en | de | ru )

 

Disambiguation of "de Oliveira, Leonardo Londero"

Author of the publication

copydeleteadd this publication to your clipboard
A Comparison of Layout Implementations of Pipelined and Non-Pipelined Signed Radix-4 Array Multiplier and Modified Booth Multiplier Architectures.

, , , , , , , and . VLSI-SoC, volume 240 of IFIP, page 25-39. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ely de Oliveira

Sheron Francisco de Oliveira

Sheron Francisco De Oliveira

Cícero Gomes de Oliveira

Regina Campos de Oliveira

 

Other publications of authors with the same name

An Efficient Single Core Flexible Processor Architecture for 4096-bit Montgomery Modular Multiplication and Exponentiation., , , and . ISCAS, page 1-5. IEEE, (2018)Dedicated Shapelet Distance Engine for Time-Series Classification., , , , and . IEEE Des. Test, 39 (2): 7-14 (2022)A Comparison of Layout Implementations of Pipelined and Non-Pipelined Signed Radix-4 Array Multiplier and Modified Booth Multiplier Architectures., , , , , , , and . VLSI-SoC, volume 240 of IFIP, page 25-39. Springer, (2005)Comparative Analysis of Hardware Implementations of a Convolutional Neural Network., , and . SBCCI, page 1-6. IEEE, (2022)Reducing NoC Energy Consumption Exploring Asynchronous End-to-end GALS Communication., , , and . SBCCI, page 1-6. IEEE, (2020)GCoL - A General Co-simulator Applied to Wireless Sensor Networks and RTL Design., , , and . NEWCAS, page 1-4. IEEE, (2019)CentroidM: a centroid-based localization algorithm for mobile sensor networks., , , and . SBCCI, page 204-209. ACM, (2010)Exploring RSA Performance up to 4096-bit for Fast Security Processing on a Flexible Instruction Set Architecture Processor., , , , , , and . ICECS, page 757-760. IEEE, (2018)Exploring the Training and Execution Acceleration of a Neural Network in a Reconfigurable General-purpose Processor for Embedded Systems., , , and . NEWCAS, page 1-4. IEEE, (2019)Hardware Accelerator for Shapelet Distance Computation in Time-Series Classification., , , , and . SBCCI, page 1-6. IEEE, (2020)