( en | de | ru )

 

Disambiguation of "Hu, Yu"

Author of the publication

copydeleteadd this publication to your clipboard
Investigation of deep neural networks (DNN) for large vocabulary continuous speech recognition: Why DNN surpasses GMMS in acoustic modeling.

, , , , and . ISCSLP, page 301-305. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yu-Ting Yu

Yu-Yu Su

Jun Hu

Zaijun Hu

Hu Wang

 

Other publications of authors with the same name

Fuzzy stochastic gradient decision feedback equalizer for VSB terrestrial HDTV broadcasting., and . IEEE Trans. Broadcast., 43 (1): 36-46 (1997)The Chebyshev polynomial fitting properties of discrete cosine transform., and . Signal Process. Image Commun., 13 (1): 15-20 (1998)A robust Viterbi decoder and its application to terrestrial HDTV broadcasting., , and . IEEE Trans. Broadcast., 43 (2): 227-234 (1997)Block sequential least squares decision feedback equalization algorithm with application to terrestrial HDTV transmission., , and . IEEE Trans. Broadcast., 44 (3): 278-285 (1998)Graph-Based Approach for Cross Domain Text Linking., , , and . APWeb Workshops, volume 9461 of Lecture Notes in Computer Science, page 151-160. Springer, (2015)A Method of Sound Propagation Loss Calculation based on Gaussian Beams., , and . WCSP, page 1-4. IEEE, (2018)Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs., , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (2): 256-269 (2014)HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs., , , , , , and . IOLTS, page 193-198. IEEE, (2013)SPECO: Stochastic Perturbation based Clock tree Optimization considering temperature uncertainty., , , , , and . Integr., 46 (1): 22-32 (2013)Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (10): 1751-1760 (2008)