( en | de | ru )

 

Disambiguation of "Tinelli, Cesare"

Author of the publication

copydeleteadd this publication to your clipboard
Invertibility Conditions for Floating-Point Formulas.

, , , , , and . CAV (2), volume 11562 of Lecture Notes in Computer Science, page 116-136. Springer, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anja Tinelli

Cesare Filippo

Donatella Cesare

Silvana Cesare

Cesare Gessler

 

Other publications of authors with the same name

Splitting on Demand in SAT Modulo Theories., , , and . LPAR, volume 4246 of Lecture Notes in Computer Science, page 512-526. Springer, (2006)Refutation-based synthesis in SMT., , , , and . Formal Methods Syst. Des., 55 (2): 73-102 (2019)On solving quantified bit-vector constraints using invertibility conditions., , , , and . Formal Methods Syst. Des., 57 (1): 87-115 (2021)Preface., and . Theor. Comput. Sci., 291 (3): 219-221 (2003)The SMT-LIB Initiative and the Rise of SMT - (HVC 2010 Award Talk)., , , , and . Haifa Verification Conference, volume 6504 of Lecture Notes in Computer Science, page 3. Springer, (2010)An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic., , , and . ARITH, page 160-167. IEEE, (2015)Solving SAT and SAT Modulo Theories: From an abstract Davis--Putnam--Logemann--Loveland procedure to DPLL(T)., , and . J. ACM, 53 (6): 937-977 (2006)On Solving Quantified Bit-Vectors using Invertibility Conditions., , , , and . CoRR, (2018)Symbolic computation and satisfiability checking., , , , and . J. Symb. Comput., (2020)CRV: Automated Cyber-Resiliency Reasoning for System Design Models., , , , , and . FMCAD, page 209-220. IEEE, (2023)