( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Synthesis of regular computational fabrics with ambipolar CNTFET technology.

, , , и . ICECS, стр. 70-73. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vedik Bobba

Diwakar Bobbala

 

Другие публикации лиц с тем же именем

Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture., и . IEEE Trans. Very Large Scale Integr. Syst., 23 (10): 2103-2115 (2015)Design of a novel type of on-chip transformer suitable for baluns in customary BICMOS/CMOS technologies., , , и . ECCTD, стр. 91-94. IEEE, (2005)GMS: Generic memristive structure for non-volatile FPGAs., , , , и . VLSI-SoC, стр. 94-98. IEEE, (2012)Process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors., , , , , , и . NANOARCH, стр. 55-60. ACM, (2012)Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors., , , и . DAC, стр. 42-47. ACM, (2012)Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement., , , , , , и . DAC, стр. 889-892. ACM, (2010)Towards structured ASICs using polarity-tunable Si nanowire transistors., , , , , , и . DAC, стр. 123:1-123:4. ACM, (2013)System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits., , , , , и . JETC, 10 (4): 33:1-33:19 (2014)Synthesis of regular computational fabrics with ambipolar CNTFET technology., , , и . ICECS, стр. 70-73. IEEE, (2010)CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits., , , , , , , и . ASP-DAC, стр. 336-343. IEEE, (2011)