( en | de | ru )

 

Disambiguation of "Asada, Kunihiro"

Author of the publication

copydeleteadd this publication to your clipboard
Time-to-digital converter based on time difference amplifier with non-linearity calibration.

, , , , and . ESSCIRC, page 266-269. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kunihiro Jojima

 

Other publications of authors with the same name

A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion., , , and . VLSI-SoC, page 55-58. IEEE, (2018)Exact Minimum-Width Transistor Placement for Dual and Non-dual CMOS Cells., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (12): 3485-3491 (2005)A 0.25-µm Si-Ge Fully Integrated Pulse Transmitter with On-Chip Loop Antenna Array towards Beam-Formability for Millimeter-Wave Active Imaging., , and . IEICE Trans. Electron., 94-C (10): 1626-1633 (2011)All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter., , , , and . IEICE Trans. Electron., 94-C (4): 487-494 (2011)A CMOS Broadband Transceiver with On-Chip Antenna Array and Built-In Pulse-Delay Calibration for Millimeter-Wave Imaging Applications., and . IEICE Trans. Electron., 100-C (12): 1078-1086 (2017)Autonomous di/dt Control of Power Supply for Margin Aware Operation., , and . IEICE Trans. Electron., 89-C (11): 1689-1694 (2006)Cascaded Time Difference Amplifier with Differential Logic Delay Cell., , , , and . IEICE Trans. Electron., 94-C (4): 654-662 (2011)A Gate Delay Mismatch Tolerant Time-Mode Analog Accumulator Using a Delay Line Ring., , , and . IEICE Trans. Electron., 100-C (9): 736-745 (2017)Feedforward Active Substrate Noise Cancelling Based on di/dt of Power Supply., , and . IEICE Trans. Electron., 89-C (3): 364-369 (2006)A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation., , and . IEEE J. Solid State Circuits, 46 (11): 2500-2513 (2011)