Author of the publication

Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (11): 1454-1464 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A formal method for hardware IP design and integration under I/O and timing constraints., , , , and . ACM Trans. Embed. Comput. Syst., 5 (1): 29-53 (2006)Algorithms with improved delay for enumerating connected induced subgraphs of a large cardinality., , and . Inf. Process. Lett., (January 2024)An efficient algorithm for custom instruction enumeration., and . ACM Great Lakes Symposium on VLSI, page 187-192. ACM, (2011)An algorithm with improved delay for enumerating connected induced subgraphs of a large cardinality., , and . CoRR, (2021)Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (11): 1454-1464 (2008)Energy-Aware Partial-Duplication Task Mapping Under Real-Time and Reliability Constraints., , , and . SAMOS, volume 12471 of Lecture Notes in Computer Science, page 213-227. Springer, (2020)Run-Time Coarse-Grained Hardware Mitigation for Multiple Faults on VLIW Processors., , , and . DASIP, page 23-28. IEEE, (2019)Online fault tolerant energy-aware algorithm for CubeSats., , and . Sustain. Comput. Informatics Syst., (April 2023)Latency-Sensitive High-Level Synthesis for Multiple Word-Length DSP Design., and . EURASIP J. Adv. Signal Process., (2011)Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems., , and . SoCC, page 175-178. IEEE, (2006)