( en | de | ru )

 

Disambiguation of "Bong, Kyeongryeol"

Author of the publication

copydeleteadd this publication to your clipboard
A 646GOPS/W multi-classifier many-core processor with cortex-like architecture for super-resolution recognition.

, , , , , , , and . ISSCC, page 168-169. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Günther Bong

Jörg Bong

Jürgen Bong

Renate Bong

Alfred Bong

 

Other publications of authors with the same name

14.6 A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector., , , , , and . ISSCC, page 248-249. IEEE, (2017)An Augmented Reality Processor with a Congestion-Aware Network-on-Chip Scheduler., , , , , , , and . IEEE Micro, 34 (6): 31-41 (2014)A 0.5-degree error 10mW CMOS image sensor-based gaze estimation processor with logarithmic processing., , , and . VLSIC, page 46-. IEEE, (2015)A 24 μW 38.51 mΩrms resolution bio-impedance sensor with dual path instrumentation amplifier., , , , , , , and . ESSCIRC, page 223-226. IEEE, (2017)4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications., , , , , and . ISSCC, page 1-3. IEEE, (2015)Low-Power Scalable 3-D Face Frontalization Processor for CNN-Based Face Recognition in Mobile Devices., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 873-883 (2018)A 590MDE/s semi-global matching processor with lossless data compression., , and . SoCC, page 18-22. IEEE, (2017)CNNP-v2: An Energy Efficient Memory-Centric Convolutional Neural Network Processor Architecture., , , and . AICAS, page 38-41. IEEE, (2019)18.1 A 2.71nJ/pixel 3D-stacked gaze-activated object-recognition system for low-power mobile HMD applications., , , , , , and . ISSCC, page 1-3. IEEE, (2015)A task-level pipelined many-SIMD augmented reality processor with congestion-aware network-on-chip scheduler., , , , , , , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2014)