( en | de | ru )

 

Disambiguation of "Mekie, Joycee"

Author of the publication

copydeleteadd this publication to your clipboard
Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique.

, , and . VLSID, page 250-255. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mekie, Joycee
add a person with the name Mekie, Joycee
 

Other publications of authors with the same name

Quality Tunable Approximate Adder for Low Energy Image Processing Applications., , and . ICECS, page 642-645. IEEE, (2019)Should We Code Differently When Using Approximate Circuits?, , and . APCCAS, page 37-40. IEEE, (2019)Energy Efficient Single-Ended 6-T SRAM for Multimedia Applications., and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (6): 1023-1027 (2019)A Fresh Perspective on DNN Accelerators by Performing Holistic Analysis Across Paradigms., , , and . CoRR, (2022)Power and Area Efficient Approximate Heterogeneous 8T SRAM for Multimedia Applications., , and . VLSID, page 139-144. IEEE, (2019)SEDA - Single Exact Dual Approximate Adders for Approximate Processors., and . DAC, page 237. ACM, (2019)Compute-In-Memory Using 6T SRAM for a Wide Variety of Workloads., , , , , , and . ISCAS, page 2963-2967. IEEE, (2022)FP-BMAC: Efficient Approximate Floating-Point Bit-Parallel MAC Processor using IMC., , , and . VLSID, page 241-246. IEEE, (2024)SERAD: Soft Error Resilient Asynchronous Design Using a Bundled Data Protocol., , , , and . IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 67-I (5): 1667-1677 (2020)Hetro8T: power and area efficient approximate heterogeneous 8T SRAM for H.264 video decoder., , and . IET Comput. Digit. Tech., 13 (6): 505-513 (2019)