( en | de | ru )

 

Disambiguation of "Choudhury, Avishek"

Author of the publication

copydeleteadd this publication to your clipboard
Humanoid Robot-Application and Influence

, , , and . Archives of clinical and biomedical research, 2 (6): 198-226 (Thursday December 2018)cite arxiv:1812.06090.
DOI: 10.26502/acbr.50170059

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lilly Choudhury

Amit Choudhury

Sangita Choudhury

Madhumita Choudhury

Nazim Choudhury

 

Other publications of authors with the same name

Using Text Mining to Analyze Doctor-Patient Verbal Communication: A Geriatric Depression Case Study., , and . ICHI, page 1-8. IEEE, (2020)CIFR: A complete in-place fault remapping strategy for CMP cache using dynamic reuse distance., and . ISED, page 1-5. IEEE, (2017)Large Language Models and User Trust: Consequence of Self-Referential Learning Loop and the Deskilling of Healthcare Professionals., and . CoRR, (2024)Editorial: Mobile health interventions to address maternal health: ideas, concepts, and interventions., and . Frontiers Digit. Health, (2024)Augmenting patient safety through participation by design - An assessment of dual monitors for patients in the outpatient clinic., , , and . Int. J. Medical Informatics, (2021)Acceptance, initial trust formation, and human biases in artificial intelligence: Focus on clinicians., and . Frontiers Digit. Health, (2022)Soft Error Resilience in Chip Multiprocessor Cache using a Markov Model Based Re-usability Predictor., and . ICCD, page 468-476. IEEE, (2019)Corrigendum: Acceptance, initial trust formation, and human biases in artificial intelligence: focus on clinicians., and . Frontiers Digit. Health, (2024)Latency Aware Fault Tolerant Cache in Multicore Using Dynamic Remapping Clusters., , and . ATS, page 79. IEEE, (2019)CORE-VR: A Coherence and Reusability Aware Low Voltage Fault Tolerant Cache in Multicore., and . DFT, page 1-4. IEEE, (2019)