Author of the publication

FPGA based memory efficient high resolution stereo vision system for video tolling.

, , , , , , , and . FPT, page 29-32. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfigurable Acceleration of Robust Frequency-Domain Echo Cancellation., , , , and . ERSA, page 184-190. CSREA Press, (2006)On-Chip Communication in Run-Time Assembled Reconfigurable Systems., , , and . ICSAMOS, page 168-176. IEEE, (2006)Performance Portable FPGA Design., , , , , , , and . FPGA, page 324. ACM, (2020)Parallel partitioning for distributed systems using sequential assignment., , , and . J. Parallel Distributed Comput., 73 (2): 207-219 (2013)Mapping Loop Structures Onto Parametrized Hardware Pipelines., and . IEEE Trans. Very Large Scale Integr. Syst., 22 (3): 631-640 (2014)Run-time Reconfigurable Acceleration for Genetic Programming Fitness Evaluation in Trading Strategies., , , , and . J. Signal Process. Syst., 90 (1): 39-52 (2018)Efficient Weight Reuse for Large LSTMs., , , , , , and . ASAP, page 17-24. IEEE, (2019)Introduction., and . ACM Trans. Reconfigurable Technol. Syst., 1 (1): 1:1-1:2 (2008)An integrated system for developing regular array designs., and . J. Syst. Archit., 47 (3-4): 315-337 (2001)The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units., , , , and . Int. J. Reconfigurable Comput., (2008)