( en | de | ru )

 

Disambiguation of "Shanbhag, Naresh R."

Author of the publication

copydeleteadd this publication to your clipboard
Soft NMR: Exploiting statistics for energy-efficiency.

, , and . SoC, page 52-55. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naresh Yallapragada

Uma-Naresh Niranjan

Naresh Bikash Dasgupta

Naresh Reddy Thumati

Naresh Chandra Tewarson

 

Other publications of authors with the same name

A Variation-Tolerant In-Memory Machine Learning Classifier via On-Chip Training., , and . IEEE J. Solid State Circuits, 53 (11): 3163-3173 (2018)Analytical estimation of signal transition activity from word-level statistics., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 718-733 (1997)Signal Processing for High-Speed Links., , and . Handbook of Signal Processing Systems, Springer, (2013)A Study of BER-Optimal ADC-Based Receiver for Serial Links., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (5): 693-704 (2016)Linear turbo equalization analysis via BER transfer and EXIT charts., , and . IEEE Trans. Signal Process., 53 (8-1): 2883-2897 (2005)Area-efficient high-throughput MAP decoder architectures., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (8): 921-933 (2005)A voltage overscaled low-power digital filter IC., and . IEEE J. Solid State Circuits, 39 (2): 388-391 (2004)System-Level Optimization of Switched-Capacitor VRM and Core for Sub/Near-Vt Computing., , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (9): 726-730 (2014)A pipelined adaptive NEXT canceller., and . IEEE Trans. Signal Process., 46 (8): 2252-2258 (1998)An improved systolic architecture for 2-D digital filters.. IEEE Trans. Signal Process., 39 (5): 1195-1202 (1991)