Author of the publication

Unrestricted Transactional Memory: Supporting I/O and System Calls within Transactions

, , and . TR-CIS-06-09. Department of Computer and Information Science, University of Pennsylvania, Philadelphia, PA, (April 2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Top Picks from the 2015 Computer Architecture Conferences., and . IEEE Micro, 36 (3): 6-9 (2016)WatchdogLite: Hardware-Accelerated Compiler-Based Pointer Checking., , and . CGO, page 175. ACM, (2014)NoSQ: Store-Load Communication without a Store Queue., , and . MICRO, page 285-296. IEEE Computer Society, (2006)Token tenure: PATCHing token counting using directory-based cache coherence., , and . MICRO, page 47-58. IEEE Computer Society, (2008)Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors., , , , and . ISCA, page 206-217. IEEE Computer Society, (2003)InvisiFence: performance-transparent memory ordering in conventional multiprocessors., , and . ISCA, page 233-244. ACM, (2009)An Axiomatic Memory Model for POWER Multiprocessors., , , , , , , , , and . CAV, volume 7358 of Lecture Notes in Computer Science, page 495-512. Springer, (2012)Bounded Model Checking of Concurrent Data Types on Relaxed Memory Models: A Case Study., , and . CAV, volume 4144 of Lecture Notes in Computer Science, page 489-502. Springer, (2006)Subtleties of Transactional Memory Atomicity Semantics., , and . IEEE Comput. Archit. Lett., (2006)Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset., , , , , , , , and . SIGARCH Comput. Archit. News, 33 (4): 92-99 (2005)