Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimizing irregular applications for energy and performance on the Tilera many-core architecture.

D. Chavarría-Miranda, A. Panyala, M. Halappanavar, J. Manzano, and A. Tumeo. Conf. Computing Frontiers, page 12:1-12:8. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

B Hause

B Klösgen

B Wiederanders

B Strauß

B Ellegala

Other publications of authors with the same name

TL-DAE: Thread-Level Decoupled Access/Execution for OpenMP on the Cyclops-64 Many-Core Processor.G. Gan, and J. Manzano. LCPC, volume 5898 of Lecture Notes in Computer Science, page 80-94. Springer, (2009)Exploring performance and energy tradeoffs for irregular applications: A case study on the Tilera many-core architecture.A. Panyala, D. Chavarría-Miranda, J. Manzano, A. Tumeo, and M. Halappanavar. J. Parallel Distributed Comput., (2017)From High-Level Frameworks to custom Silicon with SODA.S. Curzel, N. Agostini, R. Neff, A. Limaye, J. Zhang, V. Amatya, M. Minutoli, V. Castellana, J. Manzano, D. Brooks and 3 other author(s). HCS, page 1-13. IEEE, (2022)Madd Operation Aware Redundancy Elimination.H. Wu, Z. Hu, J. Manzano, and G. Gao. Int. J. Softw. Eng. Knowl. Eng., 15 (2): 357-362 (2005)Comparative analysis of soft-error detection strategies: a case study with iterative methods.G. Kestor, B. Mutlu, J. Manzano, O. Subasi, O. Unsal, and S. Krishnamoorthy. CF, page 173-182. ACM, (2018)A Quantitative Study of the On-Chip Network and Memory Hierarchy Design for Many-Core Processor.X. Wang, G. Gan, J. Manzano, D. Fan, and S. Guo. ICPADS, page 689-696. IEEE Computer Society, (2008)SODA: a New Synthesis Infrastructure for Agile Hardware Design of Machine Learning Accelerators.M. Minutoli, V. Castellana, C. Tan, J. Manzano, V. Amatya, A. Tumeo, D. Brooks, and G. Wei. ICCAD, page 98:1-98:7. IEEE, (2020)Gregarious Data Re-structuring in a Many Core Architecture.S. Shrestha, J. Manzano, A. Márquez, S. Zuckerman, S. Song, and G. Gao. HPCC/CSS/ICESS, page 712-720. IEEE, (2015)Assessing Risk in High Performance Computing Attacks.E. Leal, C. Wright-Hamor, J. Manzano, N. Multari, K. Barker, D. Manz, and J. Ming. ICISSP, page 793-803. SciTePress, (2023)LC-MEMENTO: A Memory Model for Accelerated Architectures.K. Ranganath, J. Firoz, J. Suetterlein, J. Manzano, A. Marquez, M. Raugas, and D. Wong. LCPC, volume 13181 of Lecture Notes in Computer Science, page 67-82. Springer, (2021)

BibSonomy

Disambiguation of "Manzano, Joseph B."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimizing irregular applications for energy and performance on the Tilera many-core architecture.

Please choose a person to relate this publication to

B Hause

B Klösgen

B Wiederanders

B Strauß

B Ellegala

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Manzano, Joseph B."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Optimizing irregular applications for energy and performance on the Tilera many-core architecture.

Please choose a person to relate this publication to

B Hause

B Klösgen

B Wiederanders

B Strauß

B Ellegala

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimizing irregular applications for energy and performance on the Tilera many-core architecture.