( en | de | ru )

 

Disambiguation of "Zeferino, Cesar A."

Author of the publication

copydeleteadd this publication to your clipboard
Elastic security zones for NoC-based 3D-MPSoCs.

, , , , , and . ICECS, page 506-509. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cesar A Hidalgo

Jane Zeferino

Simone Cesarz

Giulia Cesari

Donatella Cesare

 

Other publications of authors with the same name

A Survey of the RISC-V Architecture Software Support., , , , and . IEEE Access, (2022)RedScarf: an open-source multi-platform simulation environment for performance evaluation of Networks-on-Chip., , and . J. Syst. Archit., (2019)An SVM-based hardware accelerator for onboard classification of hyperspectral images., , , and . SBCCI, page 18. ACM, (2019)Analysis of LEON3 systems integration for a Network-on-Chip., , , and . LATS, page 1-3. IEEE, (2018)A Hardware Accelerator for the Segmentation of Hyperspectral Images., , and . SBCCI, page 1-5. IEEE, (2020)A Solution for Controlling and Managing User Profiles based on Data Privacy for IoT Applications., , , , , and . CoRR, (2019)XIRU: Interface de Rede Extensível para Integração de Núcleos a uma Rede-em-Chip., , and . RITA, 21 (2): 10-31 (2014)A custom processor for an FPGA-based platform for automatic license plate recognition., , , and . SBCCI, page 15. ACM, (2019)A Study on Communication Issues for Systems-on-Chip., , , and . SBCCI, page 121-126. IEEE Computer Society, (2002)Evaluating the CCSDS 123 Compressor Running on RISC-V and ARM Architectures., , , and . SBESC, page 1-7. IEEE, (2020)