( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Tutorial: Design of Power Efficient VLSI Arithmetic: Speed and Power Trade-Offs.

, и . IEEE Symposium on Computer Arithmetic, стр. 280. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vojin ivojnovi

Krunoslav Vojinovi

Vojin Smodlaka

Vojin Drenovac

Giuseppe G G Manzardo

 

Другие публикации лиц с тем же именем

Computing at the ultimate low-energy limits.. SBCCI, стр. 1. ACM, (2010)Methodology for Energy-Efficient Digital Circuit Sizing: Important Issues and Design Limitations., и . PATMOS, том 4148 из Lecture Notes in Computer Science, стр. 127-136. Springer, (2006)Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations., , и . PATMOS, том 4148 из Lecture Notes in Computer Science, стр. 360-369. Springer, (2006)Introduction., и . VLSI Signal Processing, 3 (4): 263 (1991)Clocking and clocked storage elements in a multi-gigahertz environment.. IBM J. Res. Dev., 47 (5-6): 567-584 (2003)Dual-edge triggered storage elements and clocking strategy for low-power systems., и . IEEE Trans. Very Large Scale Integr. Syst., 13 (5): 577-590 (2005)An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis.. IEEE Trans. Very Large Scale Integr. Syst., 2 (1): 124-128 (1994)Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders., , , , и . IEEE Symposium on Computer Arithmetic, стр. 272-279. IEEE Computer Society, (2003)Minimizing Energy by Achieving Optimal Sparseness in Parallel Adders., , и . ARITH, стр. 10-17. IEEE, (2015)Dynamic Flip-Flop with Improved Power., и . ICCD, стр. 323-326. IEEE Computer Society, (2000)